Silicon-on-insulator at STM and IBM closing gap with Intel
April 17, 2012 // R. Colin Johnson
Silicon wafer maker Soitec S.A. claims that chip makers can sidestep years of development work needed to perfect fully-depleted (FD) silicon transistors by switching to its silicon-on-insulator (SOI) wafers, a ploy that has already convinced STMicroelectronics NV, ST-Ericsson and IBM Corp., to give it a try.
One of the biggest problems facing continued scaling of semiconductors below the 32-nanometer node is non-uniformities of dopants in the nanoscale-thin transistor-channel layer. To solve that problem, the industry is going to undoped channels for FD transistors. Intel has gone to great lengths to design FD undoped channels for its tri-gate FinFET transistor using standard bulk silicon wafers, which as a result requires sidewall implant doping to isolate the channel and prevent excess leakage current into the substrate.
Soitec has two flavors of its SOI wafers, one for traditional planar transistors that offers and ultra-thin top silicon layer with tollerances of plus or minus just five angstroms, for the FD transistor channels, atop an ultra-thin buried oxide layer that prevents leakage into the substrate without the extra process steps that Intel uses for its bulk-silicon process.
The second SOI wafer from Soitec is for 3-D FinFET transistors, such as those IBM has announced it will use at the 14-nm node. The 3-D SOI wafer has thicker top silicon layers for the tall 3-D fins and a thicker buried oxide layer to accommodate the higher fields produced by the multiple metal gates.
Both the 2-D planar and 3-D SOI wafers cost about four-times more than bulk siliconaccounting for Intel's reluctance to use them for its tri-gate FinFET process. But Soitec claims that the time gained in FD transistor development plus the fewer processing steps required when fabricating FD channels with sidewall implantation, more than makes up for the high price of the wafers.All news
Cadence breaks into top four in semi IP core ranking
April 23, 2014
Cadence Design Systems Inc. moved into the top four of semiconductor IP core suppliers in 2013 spurred by its renewed IP ...
Get your IT infrastructure assessed for free
Custom processor tool wins $2.8m backing
Mixture of graphene/carbon nanotubes produce low-cost ultracapacitors
OLEDs help NASA focus space biology research
Display Stream Compression standard boosts display interfaces to 8K
April 23, 2014
The Video Electronics Standards Association (VESA), working in liaison with the MIPI Alliance, has unveiled the Display Stream ...
Hard wired floating point changes FPGA
Printoo: printed electronics made Arduino-compatible
Magnetic RAM set for 50% CAGR, says report
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.