Sony curves images sensors; TSMC stacks them
April 08, 2014 // Peter Clarke
Two papers at an upcoming engineering conference promise to take image sensors new directions.
Image sensor market leader Sony Corp. is due to report on an improved CMOS image sensor that uses a curved substrate to improve the image fidelity and reduce the dark current. At the same event, the Symposium on VLSI Technology, which takes place June 9 to 12 at Honolulu, Hawaii, engineers from TSMC will report on CMOS image sensor with a 3D stacked architecture.
Sony's curved sensor is back side illuminated with the curvature matched to the curved depth of field that comes from an integrated lens that is close to the surface of the chip. The use of a flexed substrate doubles the light sensitivity at the edge of the image and increases it by a factor of 1.4, according to the abstract of the paper. This provides options to relax the lens design in terms of F number. At the same time the tensile stress of curving the substrate widens the energy band gap and thereby lowers the dark current.
TSMC's paper reports on replacing the conventional BSI carrier wafer with and ASIC wafer, which contains a part of periphery circuit and is connected to the sensor wafer through bonding technology. The engineers are due to report that with appropriate layout design and process control the impact of through-silicon-vias (TSVs) on the 1.1-micron BSI CMOS image sensor's performance can be minimized.
The abstract to paper 21.3 states that the stacked sensor exhibits comparable pixel performance to conventional BSI. It points out that this allows separate optimization of the sensor processes and should lead to improvement of dark current performance.
Related links and articles:
IoT Security Foundation formed
September 04, 2015
The Internet of Things Security Foundation has been formed with a large list of associate members having sprung out of discussions ...
Self-sweeping lasers could make LIDAR systems cheaper
DecaWave preps for expansion, next location chip.
These five trends drive automotive innovation
How to increase your engineering value in just 20 minutes a day
Google-led group preempts HEVC
September 03, 2015
Internet giants Google and Cisco have banded together with Amazon and Netflix, two large streaming service players, along ...
IT security is changing: if the SIEM is dead, what's next?
Serdes startup Credo raises $8 million
The future of print and paper: digital hybrids
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.