ST, Intel delayed phase-change memory to make improvements
February 12, 2008 //
Researchers from Intel and STMicroelectronics could have produced samples of 128-Mbit phase-change memories in 90-nm process technology as early as June 2007 but opted instead to take time to improve the memory, according to Paolo Cappelletti, group vice president for advanced technology development at ST's flash memory group.
LONDON Researchers from Intel and STMicroelectronics could have produced samples of 128-Mbit phase-change memories in 90-nm process technology as early as June 2007 but opted instead to take time to improve the memory, according to Paolo Cappelletti, group vice president for advanced technology development at ST's flash memory group.
In March 2007 Intel organized a teleconference in which Ed Doller, then chief technology officer of the flash memory group at Intel, told listeners that Intel was preparing to sample a 90-nm 128-Mbit phase change memory to customers in the first half of 2007. Doller said at the time that he was hopeful the memory would go into volume production by the end of the 2007.
The phase-change memory is based on a thermally-induced reversible change in a chalcogenide material - between an amorphous and crystalline state. The 128-Mbit device has been designed as a pin-compatible NOR replacement that provides fast read and write speeds at lower power than conventional flash, and allows for the bit alterability normally seen in RAM.
Capelletti told EE Times that the 90-nm nonvolatile phase-change memory was delayed from that original prediction to help build a better foundation for a memory product at a more advanced manufacturing node.
During the first half of 2007 engineers working on the follow-on to the 90-nm phase-change memory at an ST pilot line in Agrate, Italy, made some changes to the memory cell to improve integration, said Cappelletti. "We saved one critical mask, made the memory cell more scalable and changed the electrical distribution across the array."
"We were not yet in production so we decided to reproduce these changes in 90-nm," said Cappelletti. He added that the decision was done to allow an easier transition from the 128-Mbit 90-nm memory to the next-generation. Cappelletti said he could not say whether that would be implemented in a 65-nm process.
"We were able to produce the 90-nm sample in Q4 2007. The shipment happened in Q1 because we wanted to tie three events together * the delivery of samples; the ISSCC paper on multilevel cell PCM and the demonstration in Barcelona," Cappelletti said.
The reference to Barcelona is believed to be a demonstration of the use of phase-change memory as a replacement for NOR flash memory within a mobile phone.
Chip market growth was strong Q1 in US, China
May 05, 2015
The global chip market continued to be a tale of contrasting fortunes with Europe and Japanese markets contracting and the ...
Knowles buys Audience for $85 million
Apple to cash on watch, says IHS
Webcams move to 4K panoramic video
Single material battery is safer, simpler and more efficient
Emergency brake relies solely on video signal
May 04, 2015
Bosch succeeded in implementing an emergency brake assistant that gets all necessary data exclusively from a stereo video ...
UltraHaptics promises airborne tactile interfaces
Quantum computing now has an OS
Smartphone plug-in microscope can image and size DNA molecules
- Automotive Designs Demand Low EMI Synchronous Buck Converters
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
In this month's reader offer, Analog Devices is giving away five Blackfin Low-Power Imaging Platform (BLIP) Development Systems (ADZS-BF707-BLIP2), worth 199 dollars each, for EETimes Europe's readers to win.
Targeting demanding ultra-low-power, real-time applications for image sensing and advanced audio, the development platform leverages the company’s ADSP-BF707BBCZ-4 Blackfin processor as...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.