ST, Intel delayed phase-change memory to make improvements
February 12, 2008 //
Researchers from Intel and STMicroelectronics could have produced samples of 128-Mbit phase-change memories in 90-nm process technology as early as June 2007 but opted instead to take time to improve the memory, according to Paolo Cappelletti, group vice president for advanced technology development at ST's flash memory group.
LONDON Researchers from Intel and STMicroelectronics could have produced samples of 128-Mbit phase-change memories in 90-nm process technology as early as June 2007 but opted instead to take time to improve the memory, according to Paolo Cappelletti, group vice president for advanced technology development at ST's flash memory group.
In March 2007 Intel organized a teleconference in which Ed Doller, then chief technology officer of the flash memory group at Intel, told listeners that Intel was preparing to sample a 90-nm 128-Mbit phase change memory to customers in the first half of 2007. Doller said at the time that he was hopeful the memory would go into volume production by the end of the 2007.
The phase-change memory is based on a thermally-induced reversible change in a chalcogenide material - between an amorphous and crystalline state. The 128-Mbit device has been designed as a pin-compatible NOR replacement that provides fast read and write speeds at lower power than conventional flash, and allows for the bit alterability normally seen in RAM.
Capelletti told EE Times that the 90-nm nonvolatile phase-change memory was delayed from that original prediction to help build a better foundation for a memory product at a more advanced manufacturing node.
During the first half of 2007 engineers working on the follow-on to the 90-nm phase-change memory at an ST pilot line in Agrate, Italy, made some changes to the memory cell to improve integration, said Cappelletti. "We saved one critical mask, made the memory cell more scalable and changed the electrical distribution across the array."
"We were not yet in production so we decided to reproduce these changes in 90-nm," said Cappelletti. He added that the decision was done to allow an easier transition from the 128-Mbit 90-nm memory to the next-generation. Cappelletti said he could not say whether that would be implemented in a 65-nm process.
"We were able to produce the 90-nm sample in Q4 2007. The shipment happened in Q1 because we wanted to tie three events together * the delivery of samples; the ISSCC paper on multilevel cell PCM and the demonstration in Barcelona," Cappelletti said.
The reference to Barcelona is believed to be a demonstration of the use of phase-change memory as a replacement for NOR flash memory within a mobile phone.
Big data sets drones to fly
March 27, 2015
For the last seven years, visiting professor at the University of Maryland Institute for Advanced Computer Studies Dr. Tom ...
CE marking misconceptions
Fraunhofer launches test centre for high-voltage batteries
Auto chip market: upheaval ahead
USD 10,000 worth of components offered in Digi-Key/Silicon Labs IoT contest
Richard Feynman and homomorphic filtering
March 26, 2015
Dennis Feucht discusses his role in preserving the sound of the bongo-playing physicist's voice in audio files that are available ...
Giant spider-bot needs your inspiration
Smart cities will see it all
ST drops in 2014 MEMS ranking, says IHS
- Intelligent Over Temperature Protection for LED Lighting Applications
- Intel helps to Turbocharge Infotainment Systems Designs
- High Performance Portable DC Bench Power Supply: Save Money and Free Up Bench Real Estate by Building Your Own
- Software-Defined Radio Handbook
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away 5 RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
The RIoTboard platform also includes a rich set of peripherals including a 10M/100M/Gb Ethernet port, 1...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.