April 10, 2013 // By Kevin Price
The evolution of asset management is gathering pace. Once restricted primarily to maintenance management and the repair of faulty equipment, modern day asset management is proactive and focused on achieving cost savings, improved profitability, better service levels and customer satisfaction, improved health, safety and environmental performance; and adherence with corporate and social responsibility (CSR) initiatives.
With vast benefits there for the taking, effective asset management is a win-win. So with this in mind, why isnt everyone doing it?
First and foremost is that it is not straightforward. Described as Systematic and coordinated activities through which an organisation optimally and sustainably manages its assets and asset systems, their associated performance, risks and expenditures over their lifecycles for the purpose of achieving its organisational strategic plan (Institute of Asset Management / British Standards Institute PAS 55: 2008), it is a potentially complex discipline which requires buy-in from senior management, different stakeholders, departments and requires a variety of skillsets and expertise.
In fact many organisations struggle to establish a benchmark from which to build an asset management strategy on the basis that basic information, in asset management terms, is difficult to source. Such information might include:
- -do we have a register of assets down to a significant level?
- -do we know the physical location of these assets?
-do we know what condition?
-do we know, or are we able to report in the future, the life cycle costs?
-have we assessed and determined a risk profile for these assets?
One of the key reasons organisations fail at providing this basic information is that many of the people responsible for contributing information are not fully bought-in to the agenda and as a result, dont see the value in it.
In order to overcome this, a number of standards and guidelines have been developed to help organisations establish a framework to achieve buy-in from all those who need to be involved, establish a business case and approach asset management in a structured, proven manner.
Cadence breaks into top four in semi IP core ranking
April 23, 2014
Cadence Design Systems Inc. moved into the top four of semiconductor IP core suppliers in 2013 spurred by its renewed IP ...
Get your IT infrastructure assessed for free
Custom processor tool wins $2.8m backing
Mixture of graphene/carbon nanotubes produce low-cost ultracapacitors
OLEDs help NASA focus space biology research
Display Stream Compression standard boosts display interfaces to 8K
April 23, 2014
The Video Electronics Standards Association (VESA), working in liaison with the MIPI Alliance, has unveiled the Display Stream ...
Hard wired floating point changes FPGA
Printoo: printed electronics made Arduino-compatible
Magnetic RAM set for 50% CAGR, says report
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.