Synopsys extends HAPS debug visibility by 100X in FPGA-based prototypes
April 26, 2012 // Julien Happich
Synopsys has released a new Deep Trace Debug feature for users of its HAPS FPGA based prototyping systems. With HAPS Deep Trace Debug, prototypers can take advantage of approximately 100 times more signal storage capacity than the traditional memory storage employed by on chip FPGA logic debuggers.
The new Deep Trace Debug feature enhances both capacity and fault isolation capabilities while freeing up the on chip FPGA memory required for validating complex system on chip (SoC) designs. “The Qualcomm Atheros' Wi-Fi/Bluetooth combo products use leading edge Wi-Fi standards to achieve gigabit per second throughput, requiring advanced hardware software validation techniques like those available in Synopsys’ HAPS systems,” said Manoj Unnikrishnan, director of engineering at Qualcomm Atheros. “Our traditional approach required multiple runs with a lot of trial and error. The high capacity sample storage available with HAPS Deep Trace Debug allows us to quickly identify bugs and speed full system validation. In addition, HAPS Deep Trace Debug will help us improve state machine coverage, prototyping coverage, and test pattern generation.”
Confirming correct functionality of high speed interface designs often requires sampling at dozens of frequencies for several milliseconds at a time. Traditionally, designers have had to make a choice between capturing long signal trace histories that consume extensive FPGA memory resources or saving FPGA memory resources but losing detailed visibility into signal trace history. By pairing the Synopsys Identify Intelligent Integrated Circuit Emulator (IICE) with a HAPS Deep Trace Debug SRAM daughter board, HAPS Deep Trace Debug allows many unique signal probes with complex triggers to be recorded and provides deeper memory to store extensive state history as the system executes. The SRAM daughter board also frees up the FPGA’s on chip RAM for prototyping an SoC design’s memory blocks.
Visit Synopsys at www.synopsys.comAll news
Delayed roadmap set for debut at TSensors Summit
November 27, 2015
The MEMS and Sensors Industry Group has announced that it will release the outline of the TSensors (Trillion Sensors) Roadmap ...
Tower buys Maxim's Texas wafer fab
Deterministic motor control with FPGAs
Smart buildings, smartphones will drive IR detector market
Private ID as a service leverages smartphone-enabled biometrics
Like Micron, SK Hynix rejects Chinese advances
November 26, 2015
Korean memory chip company SK Hynix has rejected an investment offer from China's state-backed Tsinghua Unigroup, according ...
NXP, Freescale merger clears FTC hurdle
Thin film micro-lenses stretch to focus
German battery maker puts squeeze on Tesla's solar storage plans
- Battery Size Matters
- Software-Defined Radio Handbook - 11th edition
- Multichemistry Buck Battery Charger Controller
- Automotive Circuit Protection using Littelfuse Automotive TVS Diodes
InterviewCEO interview: InvenSense's Abdi on expanding MEMS horizons
InvenSense Inc. is a MEMS company that has epitomized a fabless approach to a sector that is still highly reliant on a thorough grasp of the manufacturing and packaging processes. We interviewed CEO Behrooz ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, FTDI Chip is giving away six MCU development board packages complete with a dedicated compiler (including a full integrated development environment).
Worth Euro 315 each, the packages include a credit card sized Clicker 2 board for the FT90X 32-bit MCU supplied alongside a powerful dedicated compiler from MikroElektronika.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.