Synopsys extends HAPS debug visibility by 100X in FPGA-based prototypes
April 26, 2012 // Julien Happich
Synopsys has released a new Deep Trace Debug feature for users of its HAPS FPGA based prototyping systems. With HAPS Deep Trace Debug, prototypers can take advantage of approximately 100 times more signal storage capacity than the traditional memory storage employed by on chip FPGA logic debuggers.
The new Deep Trace Debug feature enhances both capacity and fault isolation capabilities while freeing up the on chip FPGA memory required for validating complex system on chip (SoC) designs. “The Qualcomm Atheros' Wi-Fi/Bluetooth combo products use leading edge Wi-Fi standards to achieve gigabit per second throughput, requiring advanced hardware software validation techniques like those available in Synopsys’ HAPS systems,” said Manoj Unnikrishnan, director of engineering at Qualcomm Atheros. “Our traditional approach required multiple runs with a lot of trial and error. The high capacity sample storage available with HAPS Deep Trace Debug allows us to quickly identify bugs and speed full system validation. In addition, HAPS Deep Trace Debug will help us improve state machine coverage, prototyping coverage, and test pattern generation.”
Confirming correct functionality of high speed interface designs often requires sampling at dozens of frequencies for several milliseconds at a time. Traditionally, designers have had to make a choice between capturing long signal trace histories that consume extensive FPGA memory resources or saving FPGA memory resources but losing detailed visibility into signal trace history. By pairing the Synopsys Identify Intelligent Integrated Circuit Emulator (IICE) with a HAPS Deep Trace Debug SRAM daughter board, HAPS Deep Trace Debug allows many unique signal probes with complex triggers to be recorded and provides deeper memory to store extensive state history as the system executes. The SRAM daughter board also frees up the FPGA’s on chip RAM for prototyping an SoC design’s memory blocks.
Visit Synopsys at www.synopsys.comAll news
Display Stream Compression standard boosts display interfaces to 8K
April 23, 2014
The Video Electronics Standards Association (VESA), working in liaison with the MIPI Alliance, has unveiled the Display Stream ...
Hard wired floating point changes FPGA
Printoo: printed electronics made Arduino-compatible
Magnetic RAM set for 50% CAGR, says report
Anritsu adds GCF approved test cases to lead global roll-out of LTE-Advanced
LED bulbs - what is a whiter shade of pale?
April 22, 2014
Scientists from Penn State in partnership with Soraa Inc., believe that some LED bulbs whites are not 'whiter than white' ...
Mouser and ADI sponsor 12th annual NASA Tech Briefs design contest
Should the solar cell be pensioned off?
Nike FuelBand layoffs: a pivot in wearables?
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.