Synopsys will do less benchmarking, says senior executive
November 04, 2008 //
Faced by an increasing burden of cost for leading-edge R&D, something has got to change at the 32-nm and 22-nm nodes, according to Antun Domic, senior vice president and general manager of implementation at EDA leader Synopsys Inc. (Mountain View, Calif.).
MONTREUX, Switzerland Faced by an increasing burden of cost for leading-edge R&D, something has got to change at the 32-nm and 22-nm nodes, according to Antun Domic, senior vice president and general manager of implementation at EDA leader Synopsys Inc. (Mountain View, Calif.).
And part of that change is that there should be less playing off of one EDA company against the others in benchmarking exercises, Domic said. It is arguable that such benchmark exercises prove more about how a team is able to tweak the software than which EDA software will be the best to use over an extended period.
Speaking on a panel session at the European Tech Tours Semiconductor Summit here, Domic, pointed out that for EDA companies the percentage of sales that has to be spent on R&D has increased from 24 percent at the 90-nm node to 35 percent at the 45-nm. Percentage costs have also increased for the IDMs and the fabless chip companies while they have fallen from 13 percent to 9 percent for the OEMs. "At 32- and 22-nm I don't think we will be able to do things this way anymore. Collaboraton is needed."
After his presentation Domic told EE Times "In terms of software development we've always done what's been asked us of us without any commitment. Now we're going to need a commitment. Not money for development but a different sort of commitment," he said.
When asked what sort of commitment Domic said Synopsys has had as many as five different benchmark exercises going on within the same major customer, because different divisions had discretion on spending and claimed that another division's benchmark exercise did not test factors they were interested in.
"We do not have the financial structure to support that," said Domic. "We'll be doing less benchmarks," he added. Domic said that it needs to be more collaborative so that if Synopsys works on a technology with a process developer and a number of tier one companies they commit to using that technology for a period.
Related articles:
Future of chip design revealed at ISPD
Cadence delays Q3 financial report
Cadence scraps bid to acquire Mentor
-
Technology News
Reducing waste through better design and simple repairs
May 16, 2012
Making simple repairs could save the UK could save millions of pounds by replacing fuses or plugs rather than throwing away ...
-
Technology News
German researchers develop quick and easy way to measure power consumption
-
Business News
ISI Establishes Near Sensor Computing Business Unit
-
Business News
Austriamicrosystems rebrands to “ams” after restructuration through acquisition of TAOS
-
Technology News
Bridgelux and Toshiba achieve excellent performance for 8″ GaN-on-silicon LEDs
-
Technology News
LG prepares to manufacture flexible OLED displays
May 15, 2012
According to reports from various internet sources, Korean consumer electronics vendor LG plans to manufacture flexible OLED ...
-
Technology News
Imec and Holst Centre report single-chip ethylene sensor to monitor fruit ripening
-
Technology News
Finnish researchers plan to unravel the mechanical properties of atomically thin films
-
Technology News
New ultra-thin electronic films offer greater capabilities
Technical papers
Filter Wizard
Linear video channel
READER OFFER
Read more
Analog designers can finally receive the productivity boost they need with Tanner's layout acceleration tool: HiPer DevGen.
The tool automatically reads a netlist to identify and then generate key analogue design primitives including resistor arrays, current mirrors and differential pairs. HiPer L-Edit DevGen dramatically improves layout productivity and reduces design cycle time, while generating structures at a very high level of quality.
This month and exclusively for EETimes Europe readers, Tanner is offering a three-month license of HiPer L-Edit DevGen, worth 1500 euros, open to five companies.And the winners are...
In our previous reader offer, Future Technology Devices International was giving away three Android application development packages worth 550 Euros each.
Lucky winners include Mr. J. Valls Martí from Spain, Mr K. Bremner from the UK, and Mr J. Bjarnoe from Denmark.
All should be receiving their kits soon. Let's wish them some interesting findings with their projects.
Read more
Design centers
Automotive
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.
Reducing waste through better design and simple repairs
German researchers develop quick and easy way to measure power consumption
ISI Establishes Near Sensor Computing Business Unit
Austriamicrosystems rebrands to “ams” after restructuration through acquisition of TAOS
Bridgelux and Toshiba achieve excellent performance for 8″ GaN-on-silicon LEDs
LG prepares to manufacture flexible OLED displays
Imec and Holst Centre report single-chip ethylene sensor to monitor fruit ripening
Finnish researchers plan to unravel the mechanical properties of atomically thin films
New ultra-thin electronic films offer greater capabilities
US and Asia Pacific pipelines to stimulate PV revenue growth in 2H'12
Getting the most out of your power conversion stages
Premier Farnell to stock Segger‘s debuggers and Flash programming tools
Software development poses unfamiliar challenges to automotive value chain
Modeling stress-induced variability at advanced IC process nodes
Agilent Technologies develops voice-over-LTE test system with Brüel & Kjær


Follow us
EE Times Europe
on your iPad