Print  |  Send  |   

Tabula introduces 3-dimensional Spacetime programmable logic architecture

March 01, 2010 // Julien Happich

Tabula introduces 3-dimensional Spacetime programmable logic architecture

Fabless semiconductor company Tabula launched Spacetime, a programmable logic architecture aimed at what the company calls 3-D programmable logic devices (3PLD), that uses time as a third dimension to deliver unmatched capability and affordability.


Page 1 of 3

Tabula achieves this breakthrough by combining the Spacetime hardware that dynamically reconfigures logic, memory, and interconnect at multi-GHz rates with the Spacetime compiler that manages this ultra-rapid reconfiguration transparently.

Tabula will leverage Spacetime to deliver 3-D devices that have significant density advantages and dramatically shorter interconnects when compared to FPGAs that use 2-D architectures.

In addition, Tabula will deliver these benefits while preserving a traditional design methodology. As a result, Spacetime will enable a new class of programmable devices that combines the capability of an ASIC with the ease of use of an FPGA at price points suitable for volume production.

The key to Spacetime and its many advantages is resolving the interconnect problem intrinsic to FPGAs, said Steve Teig, Tabulas President and CTO.

Almost 90% of the core area of FPGAs is devoted to the implementation and control of interconnect. Besides driving up die size and product cost, the long connections also limit performance and make timing closure more difficult. If youre going to achieve a breakthrough in programmable capability and affordability, you have to make the interconnect more efficient, and thats what Spacetime does.

Tabula was founded by EDA pioneer Steve Teig and is led by Dennis Segers, former CEO of Matrix Semiconductor and former Senior Vice President and member of the board of directors at Xilinx.

With support from premier venture capitalists including Greylock Partners, Benchmark Capital, New Enterprise Associates, Crosslink Capital, Balderton Capital, DAG Ventures, and Integral Capital, Tabula has over 80 patents granted around the Spacetime architecture with over 70 more pending.

1 | 2 | 3 | Next page

All news

PLDs/FPGAs/ASICs

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.

Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.

The MAX 10 FPGAs are claimed to revolutionize...

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :