Toshiba licenses processor architecture, multiprocessor tools from IMEC
October 13, 2008 //
Research institute IMEC, announced that Japanese chipmaker Toshiba Corp. has licensed IMEC technology to help it design power-efficient single- and multiprocessor wireless baseband system chips with gigabit per second download capabilities.
The agreement covers IMEC's ADRES reconfigurable processor template, the DRESC compiler that goes with ADRES and the MPSoC (multi-processor system-on-chip) suite of design tools. Toshiba has made a one-time payment to IMEC for the license to use the intellectual property in a non-exclusive deal. IMEC will cooperate to help Toshiba to develop processors and tools that enable gigabit per second demodulation.
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a processor architecture designed for wireless and multimedia processing in single- and multiprocessor systems. ADRES processors are suited for future mobile terminals, such as software-defined radios.
The processor has a coarse-grained VLIW (very long instruction word) multiprocessor architecture and has been used as the basis for the development of a reconfigurable processor for video decoding that has achieved power efficiencies up to 12 times higher than C-programmed processors, IMEC has claimed.
It has the ability to adapt between a one dimensional array of function units operating in VLIW mode and a two-dimensional array of processing elements while using the same C compiler. This ability to adapt dynamically is way to minimize the appearance of "no-ops" in functional units which is a source of power consumption problems for static VLIW machines. The distributed memory architecture is also an advantage according to IMEC experts. The processor was developed to support MPEG-2, MPEG-4 and H.264/AVC video decoding at resolutions ranging from QVGA up to D1, but as multiple ADRES processors can be put down on a single die, and the internal architecture is scalable it can be used for higher bandwidth applications.
Through an XML template, designers can create the ADRES processor instance that is best suited for their applications. And applications for an ADRES processor can be completely programmed in C and compiled with the DRESC compiler, included in the license.
Do we need more wireless standards in an M2M world?
April 24, 2014
Matthias Poppel, chief operating officer for EnOcean GmbH, reckons established wireless protocols can gain traction in machine-to-machine ...
Analog helps drive TI's Q1 profit
Strained nanowire has tunable electroptic properties
Can wind turbines generate lightning?
Transaction-level modeling and verification extensions for SystemC
Epistar extends LED collaboration with Intermolecular
April 24, 2014
Intermolecular, Inc. has signed a multi-year extension with Epistar Corp. of their existing collaborative development program ...
Anritsu gives away a handheld spectrum analyzer
Silicon anode technology gears up for production volumes
Cadence breaks into top four in semi IP core ranking
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.