TSMC's R&D chief sees 10 years of scaling
October 26, 2011 // DylanMcGrath
The path is clear for continued semiconductor scaling using FinFETs for the next decade, down to the 7-nm node, according to Shang-Yi Chiang, senior vice president of R&D at foundry giant Taiwan Semiconductor Manufacturing Co.
Beyond 7-nm, the most pressing challenges to continued scaling will come from economics, not technology, Chiang said in a keynote address at the ARM TechCon event.
Chiang said he has faith that the semiconductor industry will solve technical hurdles associated with moving past 7-nm over the next decade, but acknowledged that the new technologies might make volume manufacturing of chips with critical dimensions smaller than 7-nm cost prohibitive.
"From node to node, we have found the wafer price has increased much more than previous nodes," Chiang said.
In another ARM TechCon keynote later, Chi-Ping Hsu, senior vice president of R&D at in EDA vendor Cadence Design Systems' Silicon Realization Group, presented data on dramatic cost increases associated with moving from the 32/28-nm node to the 22/20-nm node. The amount of money invested by the semiconductor industry in process R&D, for instance, jumped from $1.2 billion at 32/28 to between $2.1 billion and $3 billion at 22/20, Hsu said. Design costs for a chip jump from $50 million to $90 million at 32-nm to $120 million to $500 million at 22-nm, Hsu said.
At the 32-nm node, a chip needs to sell about 30 to 40 million units to recoup the costs associated with it, Hsu said. At the 20-nm node, the "breakeven" point jumps to between 60 and 100 million units, Hsu said.
FinFETs are three-dimensional transistors in the early stages of being adopted by chip makers. Intel Corp., which refers to its 3-D transistor technology as "tri-gate," is expected to begin sampling 22-nm chips with 3-D transistors later this year.
Chiang said the 20-nm node will be the last generation at which the semiconductor industry can possibly use a planar transistor. "After that, it will run out of steam," Chiang said.
Do head-up displays lead the wrong way to safety?
June 30, 2015
In vehicles, head-up displays (HUDs) have been developed to reduce driver distraction and help drivers to keep their eyes ...
ZF sets course to driver assistance
Advanced packaging to boost photolithography market, says Yole
Nanogenerator harvests energy from rolling tires
Tactical panoramic video ball creeps in
Conductive ink turns textiles into stretchable electronics
June 29, 2015
University of Tokyo researchers have developed an ink that can be printed on textiles in a single step to form highly conductive ...
Apple Watch tear down reveals European chips
GlobalFoundries’ FD-SOI revolution
Exploring through-wall presence detection
- The 400XAC Series: Two Major Advantages that Simplify Functional Testing
- A Smart Way to Drive ECU Consolidation
- Autonomous Driving: An Eye on the Road Ahead
- Getting Security Right in Wireless Sensor Networks
InterviewCEO interview: Cadence is about enablement, collaboration
EDA companies are being asked to provide expertise from the circuit- to the system-level observes Lip-Bu Tan, CEO of EDA software vendor Cadence Design Systems Inc. Covering such a breadth of endeavour ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Future Electronics has 20 of Intersil's ISL8203MEVAL2Z evaluation boards to give away to EETimes Europe's readers. Worth 95 US dollars, the board was designed to demonstrate the performance of the ISL8203M dual step-down power module which integrates a PWM controller, synchronous switching MOSFETs, inductors, and passives all in a 9.0x6.5x1.83mm package.
The ISL8203M is rated for...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.