TSMC's R&D chief sees 10 years of scaling
October 26, 2011 // DylanMcGrath
The path is clear for continued semiconductor scaling using FinFETs for the next decade, down to the 7-nm node, according to Shang-Yi Chiang, senior vice president of R&D at foundry giant Taiwan Semiconductor Manufacturing Co.
Beyond 7-nm, the most pressing challenges to continued scaling will come from economics, not technology, Chiang said in a keynote address at the ARM TechCon event.
Chiang said he has faith that the semiconductor industry will solve technical hurdles associated with moving past 7-nm over the next decade, but acknowledged that the new technologies might make volume manufacturing of chips with critical dimensions smaller than 7-nm cost prohibitive.
"From node to node, we have found the wafer price has increased much more than previous nodes," Chiang said.
In another ARM TechCon keynote later, Chi-Ping Hsu, senior vice president of R&D at in EDA vendor Cadence Design Systems' Silicon Realization Group, presented data on dramatic cost increases associated with moving from the 32/28-nm node to the 22/20-nm node. The amount of money invested by the semiconductor industry in process R&D, for instance, jumped from $1.2 billion at 32/28 to between $2.1 billion and $3 billion at 22/20, Hsu said. Design costs for a chip jump from $50 million to $90 million at 32-nm to $120 million to $500 million at 22-nm, Hsu said.
At the 32-nm node, a chip needs to sell about 30 to 40 million units to recoup the costs associated with it, Hsu said. At the 20-nm node, the "breakeven" point jumps to between 60 and 100 million units, Hsu said.
FinFETs are three-dimensional transistors in the early stages of being adopted by chip makers. Intel Corp., which refers to its 3-D transistor technology as "tri-gate," is expected to begin sampling 22-nm chips with 3-D transistors later this year.
Chiang said the 20-nm node will be the last generation at which the semiconductor industry can possibly use a planar transistor. "After that, it will run out of steam," Chiang said.
Grab Altera's latest MAX 10 FPGA kit
September 01, 2015
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth $359 each, ...
Smart mouth guard monitors health markers in real time
Wearable: 'Hardware Ponzi Scheme'
Keysight expands calibration, asset management services in Europe
Real-time 3D athletes tracking feeds teams with new stats
Intel Investment spotlights drones’ opportunity for chipmakers
August 31, 2015
Intel Corp. said Thursday (Aug. 27) it has invested more than $60 million in Chinese drone maker Yuneec Holding Ltd., the ...
MOSFET failure protection for a single output polyPhase converter
Apple joins Pentagon alliance to develop wearable tech
Single material layer process lowers LED manufacturing costs
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.