Print  |  Send  |   

USB 3.0 compatible high speed hub IP core with analog and digital PHY options

January 31, 2012 // Julien Happich

USB 3.0 compatible high speed hub IP core with analog and digital PHY options

Evatronix has announced a synthesizable USB high speed hub that supports the high speed mode requirements of the USB 3.0 Hub specification, and features an aggressive power management function provided by Link Power Management (LPM) mode for all supported speed rates. The synthesizable IP offers single or multiple transaction translators and a configurable number of downstream ports (up to 15).


For further customization of the hub, all its descriptors can be configured to the designer’s liking. Thanks to its customizable architecture the hub can be provided in three versions: as a bare version with repeater-enhanced UTMI+ outputs, as a digital PHY enabled IP with pre-configured upstream and downstream UTMI PHY digital logic or as a complete, standalone hub targeted for particular technology together with the Evatronix’ USBHS-PHY.
The Low Power Management (LPM) feature secures the hub's compatibility with the USB 3.0 specification and thus enables designers to include the hub in the USB 3.0 hub IP as a part responsible for High, Full, and Low Speed transfers. For immediate prototyping, a proprietary board can be delivered with test chip PHYs. With its CPU-less architecture, the design is ready for verification and testing in developer’s environment right out of the box.

Visit Evatronix at www.evatronix.com/ip

All news

Analog & Mixed Signal ICs

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.

Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.

The MAX 10 FPGAs are claimed to revolutionize...

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :