Verdi debug software now supports extensive Universal Verification Methodology
May 02, 2011 // Julien Happich
SpringSoft announced comprehensive support for the Universal Verification Methodology (UVM) with its Verdi Automated Debug System. The Verdi software adds UVM source code and new transaction recording capabilities to its existing HDL debug platform, making it easier for engineers to visualize and debug the complex SystemVerilog testbench structures required to test sophisticated system-on-chip (SoC) devices.
UVM is becoming an industry standard approach to ensuring the reusability and interoperability of testbench code (also referred to as verification IP), integrated from multiple sources or developed using different methodologies. The Verdi UVM capabilities are enabled within the system's unified testbench and design debug environment for more efficient recording and viewing of transaction data, beyond what is supported by the current UVM infrastructure.
With the ability to visualize a broader range of information between the testbench and design under test at the transaction level, Verdi users have a more complete picture of their environment, which is especially critical during detailed regression testing phases. SpringSoft implemented full UVM source code support with the industry standard SystemVerilog library. In addition, the company provides a custom SystemVerilog file in the Verdi system to transparently record all UVM transactions into the company’s defacto standard Fast Signal Database (FSDB) for a complete record of the traffic between testbench components.
The transaction data can be used within the existing Verdi waveform tool or in a new Unified Modeling Language (UML)-based sequence diagram view. The automated mechanism eliminates the need for manual recording processes, such as the output of transactions as text messages and instrumentation of testbenches to print transactions into a text file.
Key features of the new UVM testbench debug capabilities include a tabular spreadsheet view for highlighting and filtering the transactions, easy-to-use class browsers for navigating testbench hierarchy, and automated tracing through source code to identify the origin of testbench problems. As UVM use models continue to evolve and gain broad industry adoption, SpringSoft will extend its Verdi support with dynamic data dumping capabilities as well as more advanced automation to record different kinds of data and create additional views.
Visit at SpringSoft at www.springsoft.comAll news
How industrial IoT will drive the MEMS market indirectly
December 19, 2014
Growth in the industrial Internet of Things equipment market is driving strong growth for microelectromechanical systems ...
Successful with phones & drones, Parrot ponders fFarming
Qimonda's late legacy: 28nm FeRAM
Volvo airs cloud-based cyclist protection system
Sony transforms eyewear into smart augmented reality devices
Harman grabs hidden infotainment gem S1nn
December 18, 2014
Automotive infotainment company Harman International Industries has reached an agreement to acquire S1nn GmbH & Co. Despite ...
Alps Electric puts cash into Qualtre
China VC lifts sensor startup to record funding
MIT discovers superconductor law
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.