Print  |  Send  |   

Verification IP for the latest HDMI 2.0 specification

September 12, 2013 // Julien Happich

Verification IP for the latest HDMI 2.0 specification

Cadence Design Systems makes available what it claims to be the industry's first verification IP (VIP) supporting the new HDMI 2.0 specification, enabling designers to quickly and thoroughly verify that their SoCs conform to the HDMI 2.0 specification.


The verification IP supports all major logic simulators, verification languages, and methodologies including the Universal Verification Methodology (UVM).

Visit Cadence at www.cadence.com

All news

EDA Design Tools

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

This month Ambiq Micro is giving away five of its 'Apollo EVB' evaluation boards, worth 9 each for EETimes Europe’s readers to assess the capabilities of their cutting-edge Apollo sub-threshold microcontroller.

The new suite of Apollo MCUs is based on the 32-bit ARM Cortex-M4 floating point microcontroller and redefines 'low power' with energy consumption that is typically five to...

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :