Print  |  Send  |   

Verification IP for the latest HDMI 2.0 specification

September 12, 2013 // Julien Happich

Verification IP for the latest HDMI 2.0 specification

Cadence Design Systems makes available what it claims to be the industry's first verification IP (VIP) supporting the new HDMI 2.0 specification, enabling designers to quickly and thoroughly verify that their SoCs conform to the HDMI 2.0 specification.

The verification IP supports all major logic simulators, verification languages, and methodologies including the Universal Verification Methodology (UVM).

Visit Cadence at

All news

EDA Design Tools

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel


Read more

This month, FTDI Chip is giving away six MCU development board packages complete with a dedicated compiler (including a full integrated development environment).

Worth Euro 315 each, the packages include a credit card sized Clicker 2 board for the FT90X 32-bit MCU supplied alongside a powerful dedicated compiler from MikroElektronika.


Design centers     

Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.


You must be logged in to view this page

Login here :