Print  |  Send  |   
New Products

Xilinx considers letting startups cobrand packaged FPGAs

November 04, 2008 //

Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.


MONTREUX, Switzerland — Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.

Xilinx Inc. (San Jose, Calif.) is considering allowing such companies to cobrand its FPGA packages and take the product to the end customer. "It's something we are looking at. We're not in a position to make an announcement," said Larry Getman, a Xilinx executive, speaking at the European Tech Tours Semiconductor Summit here.

At present Xilinx works mainly with intellectual property developers who are expecting to produce a part of a larger design that would be implemented in the FPGA by a third party. Xilinx is therefore used to having the chip vendor's relationship with OEMs.

While system-chip volumes in mobile and consumer electronics can justify the cost of development at the leading edge, for a number of application areas, such as telecom infrastructure, industrial, automotive and aerospace applications, FPGAs can be a more capital efficient and timely way of getting designs into silicon

If Xilinx decides to go down the cobranding route, it would be following a path first highlighted by James Foster, president and CEO of XMOS Semiconductor Ltd. (Bristol, England). He revealed he was discussing allowing other companies to customize XMOS silicon in software and use dual-branding to help them go to market, back in May 2008. XMOS is itself a fabless semiconductor company and has produced its first range of products, including a software-programmable XS-1G CMOS device with four 32-bit processor cores on-chip. XMOS uses the phrase "software-defined silicon" to describe its products.

All news


View more

Linear video channel

READER OFFER

Read more

Analog designers can finally receive the productivity boost they need with Tanner's layout acceleration tool: HiPer DevGen.

The tool automatically reads a netlist to identify and then generate key analogue design primitives including resistor arrays, current mirrors and differential pairs. HiPer L-Edit DevGen dramatically improves layout productivity and reduces design cycle time, while generating structures at a very high level of quality.

This month and exclusively for EETimes Europe readers, Tanner is offering a three-month license of HiPer L-Edit DevGen, worth 1500 euros, open to five companies.

And the winners are...

In our previous reader offer, Future Technology Devices International was giving away three Android application development packages worth 550 Euros each.

Lucky winners include Mr. J. Valls Martí from Spain, Mr K. Bremner from the UK, and Mr J. Bjarnoe from Denmark.

All should be receiving their kits soon. Let's wish them some interesting findings with their projects.


Read more

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :