Xilinx unveils low-cost RTL synthesis tool optimized for its 28nm FPGA fabric
April 25, 2012 // Julien Happich
Claiming a 4x productivity advantage over competing development environments, Xilinx has announced a new IP and system-centric design environment built from the ground up to accelerate design productivity for what the company describes as the next decade of 'All-Programmable' devices.
The Vivado Design Suite, which took the company over 4 years of development (across more than 500 sofware engineers) to ensure a tight optimization of the synthesized RTL output for the fabric of Xilinx largest 28nm FPGAs, is said not only to speed the design of programmable logic and I/O, but also to accelerate programmable systems integration and implementation into devices incorporating 3D stacked silicon interconnect technology, ARM processing systems, Analog Mixed Signal (AMS), and a significant percentage of semiconductor IP cores.
Senior director of design methodology marketing at Xilinx, Tom Feist who was in Paris to present the new tool (and also to run a Marathon) explained EETimes Europe that although this had required a significant investment, the company was now able to offer a complete synthesis tool suite at a fraction of the cost typically associated with the ASIC design tools necessary for multi-million gate designs. Feist commented that existing tools from third-party EDA vendors were becoming prohibitively expensive for the small and medium businesses willing to take advantage of the high performance and the low non-recurring engineering costs of todays FPGAs.
Of course, the terms of license would not allow users to design outside Xilinx FPGA environment, as it is not Xilinx aim to compete head-to-head with the big EDA vendors. But many ASIC refugees will appreciate, as Feist jokingly stated, evoking engineers who for cost reasons move their original ASIC intent to an FPGA. Available for only a couple of thousand dollars, the Vivado Design Suite has been beta tested with more than 100 customers and Alliance Program members over the past 12 months, including customers using Xilinx stacked silicon interconnect-based Virtex-7 devices. As Feist explained, while a lot of tools blast back the design to the finest grain and then try to stitch things up onto hardware, by designing a modern multidimensional analytic placement engine using state-of-the-art EDA algorithms, Xilinx was able to tune its tools directly for its FPGA architecture.
Audi, BMW, Daimler drive open source measurement data management
July 28, 2014
To enable a correct interpretation and comparison of test data across the automotive industry, a number of carmakers and ...
A roadmap for cool and lossless lasers, with Bismuth
ST opens MEMS microphone test laboratory
Update yourself on anti-counterfeiting measures at Mouser
60 GHz startup targets mobile
Dual 13A or single 26A μModule regulator integrates digital power system management
July 25, 2014
Datacenters and server farms contain vast amounts of digital electronics, such as ASICs, FPGAs and CPUs. Powering, monitoring ...
What's that smell? An app for that soon, says Sensirion
GE phosphor powder creates more vibrant LED displays
Sensor manufacturer extends software capabilities
- THE RTOS AS THE ENGINE POWERING THE INTERNET OF THINGS
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
- Dual 13A μModule Regulator with Digital Interface for Remote Monitoring & Control of Power
InterviewCEO interview: China, not Apple, is way to go, says mCube CEO
Ben Lee, CEO of MEMS startup mCube, explains why he wants to spend $37 million on being a supplier of sensors to Chinese ODMs and avoiding a design win with Apple or Samsung.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.