Xilinx unveils new device families sharing a unified 28nm architecture roadmap
June 21, 2010 // Julien Happich
Following its recent move to TSMC's high-performance, low-power (HPL) process technology at 28nm, Xilinx is aggressively broadening the reach of programmable logic into the traditional ASSP and ASIC markets with three new FPGA families on its roadmap, the low-cost low-power Artix-7, the Kintex-7, and the high-end Virtex-7 due to be sampling in Q1 of CY2011.
The company started developing these devices two years ago, largely inspired from the Virtex 6 architecture, and all devices will be sharing a unified architecture to facilitate design migration and ease scalability within and between families.
By moving from the 40nm to the 28nm node and with power optimisation tools, Xilinx has focused on lowering static power as well as dynamic power in order to slash total power consumption by 50% compared with the previous generation. The 7 series will be the foundation for the next generation of Xilinx Targeted Design Platforms, which accelerate FPGA system development by aligning the key elements for FPGA design including ISE Design Suite tools, IP, boards, and targeted reference designs.
Xilinx's 28nm platform is based on the fourth-generation implementation of its Application Specific Modular Block (ASMBL) architecture with unique columnar technology, first introduced in the Virtex-4 FPGA family. All devices are designed with the same architectural building blocks (logic fabric, Block RAM, clocking technology, DSP slices, SelectIO technology) combined in differing proportions and optimized from the lowest to the highest device density and capability.
Twelve devices with densities ranging from 20K to 355K logic cells are in the pipeline for the lowest-power and lowest-cost Artix-7 family due to supplant Spartan 6 devices, while the best price/performance compromise will be achieved with a choice of five devices in the Kintex-7 family with logic densities ranging from 30K to 400K cells. The highest system performance and capacity with up to 2 million logic cells will be served by five different Virtex-7 devices.All news
Transaction-level modeling and verification extensions for SystemC
April 24, 2014
Accellera Systems Initiative announced the release of two new libraries for the SystemC core language (SystemC 2.3.1) and ...
Anritsu gives away a handheld spectrum analyzer
Cadence breaks into top four in semi IP core ranking
Get your IT infrastructure assessed for free
Custom processor tool wins $2.8m backing
Mixture of graphene/carbon nanotubes produce low-cost ultracapacitors
April 23, 2014
By mixing graphene flakes with single-walled carbon nanotubes researchers at the George Washington University's Micro-propulsion ...
OLEDs help NASA focus space biology research
Display Stream Compression standard boosts display interfaces to 8K
Hard wired floating point changes FPGA
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.