Searchable 4K mobile imaging soon a commodity

October 06, 2015 // By Julien Happich
Cadence has just unveiled its latest image and video processing DSP core, the Tensilica Vision P5, boasting a 13X performance boost at a fifth the energy consumption compared to its previous offerings.

The new DSP core was built from the ground up for applications requiring ultra-high memory and operation parallelism to support complex vision processing at high resolution and high frame rates.

As such, it is well suited for off-loading vision and imaging functions from the main CPU to increase throughput and reduce power. End-user applications that can benefit from the DSP's capabilities include image and video enhancement, stereo and 3D imaging, depth map processing, robotic vision, face detection and authentication, augmented reality, object tracking, object avoidance and advanced noise reduction.

The Tensilica Vision P5 DSP core includes a significantly expanded and optimized Instruction Set Architecture (ISA) targeting mobile, automotive advanced driver assistance systems (or ADAS, which includes pedestrian detection, traffic sign recognition, lane tracking, adaptive cruise control, and accident avoidance) and Internet of Things (IoT) vision systems.

The advances in the Tensilica Vision P5 DSP further improve the ease of software development and porting, with comprehensive support for integer, fixed-point and floating-point data types and an advanced toolchain with a proven, auto-vectorizing C compiler. The software environment also features complete support of standard OpenCV and OpenVX libraries for fast, high-level migration of existing imaging/vision applications with over 800 library functions.

Among the key new features enabling this drastic performance increase is the wide 1024-bit memory interface with SuperGather technology for maximum performance on the complex data patterns of vision processing.

With The SuperGather technology operates in parallel and supports the reads and writes of many non-contiguous address cells, improving non-uniform access algorithms such as image warping, edge tracing, non-rectilinear patch access.

The DSP supports up to 4 vector ALU operations per cycle, each with up to 64-way data parallelism, up to 5 instructions issued per cycle from 128-bit wide instruction delivering increased operation parallelism, and enhanced 8-,16- and 32-bit ISA tuned for vision/imaging applications.

An optional 16-way IEEE single-precision vector floating-point processing unit delivers 32GFLOPs at 1GHz.

 

As a real-life